In this paper, the performance of serially concatenated one-step majority logic decodable (SC-OSMLD) codes is investigated. The iterative decoding process uses a soft-input soft-output threshold decoding algorithm [1] as component decoder with our proposed connection scheme
Introduction
Turbo codes [3] are currently one of the best solutions to protect information against the effect of noise in transmission channels. They are obtained by a concatenation of two convolutional or block codes. The turbo concept can also be applied to other concatenated codes. In this article we consider the codes in serially concatenated block codes constructed based on one step majority logic decodable codes which are similar to convolutional turbo codes in terms of encoding and decoding. The serial concatenation of codes is a way to obtain powerful and long codes while maintaining simple codes [4] . Farchane and al [5] have suggested a method of forming serially concatenated codes constructed based on BCH codes allowing to obtain codes with variant coding rates. In this context, we will apply, in this article, the iterative decoding scheme suggested in [2] to decode serially concatenated codes constructed based on one step majority logic decodable codes. In addition, we study the effect of several parameters on performance of SC-OSMLD codes. The organization of this paper is as follows. In section 2, we describe the basic concept of SC-OSMLD codes. Then, the iterative decoding of SC-OSMLD codes will be presented in section 3. Section 4 is dedicated to analyse simulation results of different SC-OSMLD codes. Finally, section 5 concludes this paper.
Serially Concatenated OSMLD Codes

Classical Construction
A Serially concatenated codes(SC) as a components codes is obtained by serial concatenation of two block codes, the outer C 1 (n 1 , k 1 ) code with rate R 1 = k 1 n 1 and the inner C 2 (n 2 , k 2 ) code with rate R 2 = k 2 n 2 , linked by an interleaver of length N as shown in figure 1 . A block of N data bits at the input of the SC encoder is subdivided into M sub-blocks, where M is an arbitrary integer. Each sub-block of length k 1 is encoded using the outer encoder in order to produce n 1 bits. The M.n1 = M.k 2 bits produced by the first encoder are scrambled by the interleaver, before entering the inner encoder. The codeword of SC code consists of the input block followed by the parity check bits of both encoders. 
New construction
A serially concatenated OSMLD (SC-OSMLD) code can be constructed by one or two OSMLD codes, C 1 (n 1 , k 1 )) and C 2 (n 2 , k 2 ). The shortening of the code C 1 by s 1 symbols lead to the shortened codeC 1 (n 1 − s 1 , k 1 − s 1 ). By the same manner, we can obtain the shortened codesC 2 (n 2 − s 2 , k 2 − s 2 ) by shortening C 2 by s 2 symbols. In order to cascade in serially manner two encoders, we mast have the equality k 2 − s 2 = n 1 − s 1 . It means that s 1 − s 2 = n 1 − k 2 . the overall serially concatenated OSMLD code is SC-OSMLD(n 2 − s 2 , k 1 − s 1 ). Its rate is R =
An interesting and practical construction can be constructed by taking s 1 = n 1 − k 1 and s 2 = 0, this implies that we shortening the code C 1 by n 1 − k 1 symbols, and we obtainC 1 (k 1 , 2.k 1 − n 1 ). The second codeC 2 is obtained from C 1 without shortening, it meansC 2 (n 1 , k 1 ). Finally, the overall concatenated code becomes SC-OSMLD(n 1 , 2k 1 − n 1 ). The rate of the later code is R =
. The size of the interleaver is a multiple of k 1 .
The figure 2 is proposed so as to illustrate the proposed construction. n − k zeros is concatenated to each (2.k − n) information symbols. The obtained block is encoded by the C 1 (k, 2.k − n) encoder. Then, we remove the previous n − k zeros from the code word produced by the first encoder. we repeat the same operation for M blocks.The first encoder produces M.(n − k) parity checks. An interleaver of length M.k is used to scramble the M blocks. The intermediate result feeds the second C 2 (n, k) encoder so as to generate M.(n − k) parity checks. The code word of the constructed code is obtained by the concatenation of the information symbols and both of the parity checks produced by the tow encoders as shown in figure 2. 
Compenent Decoder
The iterative threshold decoding(ITD) is an extension of the majority decoding proposed by Massey [7] . Indeed, Belaksmi et all [1] have modified the later decoder by associating to each decision a reliability which will operate during the iterations. In this section, we present a brief description of the ITD algorithm (for more details see [1] ). Now consider U (u 1 , . . . , u n ) the transmitted code word vector over a AWGN channel with BPSK modulation . Let Y (y 1 , y 2 , ..., y n ) be the received vector and H(h 1 , h 2 , ..., h n ) is its corresponding hard vector. The decoder calculates for each bit y i the Log Likelihood Ratio defined as follows:
for an OSMLD code (see the previous section), and according to [1] the equation (1) can be expressed by
where B j , j ∈ {0, . . . , J} are the parity check equations on the i th bit . By apply the Bayes rule, the equation (2) becomes
According to [7] , (3) can be reformulated as
where
· y i and ω j = ln( Finally, the expression of the Log Likelihood Ratio for each bit y i is as follows:
SC-OSMLD Decoder
In general, the SC-OSMLD decoder is composed of two decoders corresponding to two OSMLD encoders. According to the structure proposed in section 2, the two decoders are cascaded as it shown in figure 3 . The decoding is an iterative process, each component decoder takes advantage of extrinsic information produced by the previous decoder. The process of decoding is done in two phases, in the first phase: The inner decoder receives the sequence observed from the channel. It extracts the information bits form the received sequence, and appends to it (n − k) real values(here we use the value -2.0): in deed these values represent the (n − k) zeros inserted in the coding scheme(see figure 2 ), then parity check bits, Z are appended to the previous intermediate result. The resultant sequence feeds the inner decoder. The later generates extrinsic information by the ITD algorithm. The inserted sequence of real values is removed from the output of the first decoder. The extrinsic information is weighted by the factor α and will be used to update the reliability of the information bits of the inner decoder. In the second phase, the updated information is appended to the parity check bits R, and the resultant sequence is inserted into the external decoder. Again, the outer decoder generates the extrinsic information, the later is interleaved and weighted by the factor α, and used to update the reliability of information bits and the parity check bits,Z. The decoding process repeats until a maximum number of iterations is reached.
In Figure 3 , we use the following notations: The received word is composed by tree parts:
The information bits,X. The first parity check,Z. The second parity check,R. Ω 1 is the extrinsic information produced by the inner decoder. Ω 2 is the extrinsic information produced by the outer decoder. D: is the decoded word.
Results and discussion
In this section, we present the simulation results and analysis for somes SC-OSMLD codes. In this simulations, we used an Additive white Gaussian noise (AWGN) channel, a binary phase shift keying modulation (BPSK), a minimal residual error number of 200 and the maximum number of iterations was setted to 20 iterations (where there is no significantly more gain for more than 20 iterations).We are interested in the information bit error rate (BER) for different signal to noise ratios per information bit (Eb/N0) in dB. We show that there are many parameters which affect the performance of SC-OSMLD codes. These parameters are : The number of decoding iterations, the optimal value of α, the parameters of components codes and the interleaver size (see table 2 ). 
The effect of the parameter α
Here, we try to determine the best value of α because it plays a crucial role to have good performances. For this, we fixed the SNR and we start our process by setting the number of iterations at most 20, where we vary the value of alpha 0 < α < 1, in order to have good performances, and we keep the value of α that gives the best BER (Bit Error Rate). In the case of the SC-OSMLD(73, 17) code, we keep the value of α = 0.07 whitch gives the best BER as shown in the figure 4. 
The turbo effect
In this section, we will show the turbo effect of the iterative decoding algorithm on the performance of SC-OSMLD codes. Figure 5 and figure 6 show the performance curves of SC-OSMLD(1460,340) and SC-OSMLD(2730,1090) respectively with a different number of iterations. According to this figures, and for iterations from 1 to 20, we obtain respectively a coding gain of 3dB and 2.3dB at 10 −5 , which lead us to establish the turbo effect of our algorithm [2] for this codes family. 
The effect of the interleaver size
The performance of SC-OSMLD codes depends largely to the size of the interleaver, the figure 7 shows the influence of the size of the interleaver on the performance. Indeed, increasing the interleaver size improves the performance in terms of BER. Now, we present the simulation results for the SC-OSMLD(73,17) code for different values of M (1, 10 and 20) . By increasing M , we obtain about a gain of 3.2dB at 10 −5 , the amelioration becomes negligible when M is greater than 20. 
Conclusion
In this work, we studied the structure of encoder, the construction methodology and the decoding scheme of SC-OSMLD codes family. As an improvement of this family of codes, we proposed an iterative decoding scheme for SC-OSMLD codes, and in order to develop our study experimentally, we investigated the effect of various parameters such as the number of iterations, the interleaver size (M parameter) using simulations. the results shows that increasing iterations number and/or the interleaver size parameter lead to improved decoding performance
